Adaptive Latency-Insensitive Protocols
نویسندگان
چکیده
منابع مشابه
Latency Insensitive Protocols
The theory of latency insensitive design is presented as the foundation of a new correct by construction methodology to design very large digital systems by assembling blocks of Intellectual Properties. Latency insensitive designs are synchronous distributed systems and are realized by assembling functional modules exchanging data on communication channels according to an appropriate protocol. ...
متن کاملAdaptive Latency Insensitive Protocols and Elastic Circuits with Early Evaluation: A Comparative Analysis
Latency Insensitive Protocols (LIP) and Elastic Circuits (EC) solve the same problem of rendering a design tolerant to additional latencies caused by wires or computational elements. They are performance-limited by a firing semantics that enforces coherency through a lazy evaluation rule: Computation is enabled if all inputs to a block are simultaneously available. Adaptive LIP’s (ALIP) and EC ...
متن کاملTheory of latency-insensitive design
The theory of latency-insensitive design is presented as the foundation of a new correct-by-construction methodology to design complex systems by assembling intellectual property components. Latency-insensitive designs are synchronous distributed systems and are realized by composing functional modules that exchange data on communication channels according to an appropriate protocol. The protoc...
متن کاملLatency-Insensitive Design for SHIM
II. BACKGROUND AND RELATED WORK Latency-insensitive design. Latency-insensitive design is a design methodology for robust synchronous digital system against arbitrary wire delays [1], [3]. In this framework, a welldesigned synchronous component (called a pearl module) in a system is encapsulated by shell logic, which is a simple logic controlling the communication and activation of the componen...
متن کاملModeling and Analyzing the Implementation of Latency-Insensitive Protocols Using the Polychrony Framework
As Globally Asynchronous and Locally Synchronous (GALS) based System-on-chip (SoC) are gaining importance, a special case of GALS when the global clocking is preserved, but the interconnect delays of multiple clock cycles are to be tolerated has also been proposed, and used. In some cases, such designs, known as Latency-Insensitive Protocol (LIP) based SoC integration are also general enough to...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Design & Test of Computers
سال: 2007
ISSN: 0740-7475
DOI: 10.1109/mdt.2007.152